Why This Role Stands Out
This hybrid Verification Engineer role offers significant career growth and the chance to develop advanced formal verification skills with cutting-edge tools. You'll thrive here if you have a strong background in System Verilog Assertions and formal verification methodologies, contributing to a reputable company with excellent flexibility. Apply today to advance your engineering career!
Quick Overview
Seniority
Mid Senior
Work mode
Hybrid
Location
Sunset Valley, TX, United States
Posted
3 weeks ago
Verilog
Job Description
Job Description:
- Hands-on experience with VC Formal (Synopsys) and/or Jasper Gold (Cadence)
- Strong proficiency in System Verilog Assertions (SVA) and formal property specification
- Experience with formal verification applications: FPV, connectivity checking, register verification, equivalence checking, and coverage analysis
- Familiarity with scripting languages (TCL, Python, Perl) for flow automation
- Extensive experience in design verification with a strong focus on formal verification
- Expertise in System Verilog and UVM-based verification methodologies - Nice to have
Similar jobs
- ST
Power Systems Engineer
NewSTEPS TALENT, LLC
Raleigh, NC🇺🇸On-site20 hours agoMATLABTechnology - RT
Design Verification Engineer
NewReveille Technologies
Austin, TX🇺🇸On-site20 hours agoVerilogEngineering - SO
Senior Firmware Engineer
NewSystem One
Taunton, MA🇺🇸$64 - $74/hrHybrid20 hours agoTechnology - CI
SCADA Engineer
NewComTec Information Systems
Bethpage, NY🇺🇸Hybrid20 hours agoSCADAEngineering - SC
Cable Design Engineer
SGS Consulting
Lexington, MA🇺🇸On-site2 months agoSketchCADCAM+2Engineering - TA
Controls Engineer
NewTalTeam
Georgetown, KY🇺🇸On-site20 hours agoAutoCADElectrical DesignPLC ProgrammingEngineering
