Why this role stands out
Advance your career at the cutting edge of AI-driven semiconductor design, where you will collaborate with industry legends to push the boundaries of hardware innovation. This hybrid role is perfect for a skilled engineer eager to influence the future of silicon development while enjoying the flexibility of a modern work environment. Apply today to secure your place on this world-class team and help shape the next generation of physical design technology.
Quick overview
Job description
About Voltai
Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the physical world. We are starting out with understanding and building hardware; electronics systems and semiconductors where AI can design and create beyond human cognitive limits.
About the Team
Backed by Silicon Valley’s top investors, Stanford University, and CEOs/Presidents of Google, AMD, Broadcom, Marvell, etc. We are a team of previous Stanford professors, SAIL researchers, Olympiad medalists (IPhO, IOI, etc.), the inventors of IC3 and the Murphi verification system, CTOs of Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense, National Security Advisor, and Senior Foreign-Policy Advisor to four US presidents.
About this Role
You'll take designs from netlist to GDSII. You'll own floorplanning through closure on real silicon programs with leading semiconductor companies while helping Voltai's AI learn how expert physical designers make decisions.
What You’ll Do
Own block-level and full-chip physical implementation: floorplanning, placement, clock tree synthesis, and routing.
Drive timing, power, and congestion closure with synthesis and STA teams.
Close physical verification (DRC/LVS) and power integrity (IR drop, EM) for signoff.
Build and improve place-and-route flows and automation.
Evaluate AI-generated floorplans and implementation decisions, and help define what good looks like.
Work directly with customer teams on implementation challenges.
What We’re Looking For
5+ years of physical design experience with multiple production tapeouts.
Deep experience with Innovus or Fusion Compiler/ICC2.
Strong understanding of timing closure, clock tree synthesis, and power distribution networks.
Experience at advanced nodes (7nm and below).
Strong Tcl and Python scripting.
Bonus Points
Full-chip integration or hierarchical design experience.
Experience with high-speed or low-power designs.
Interest in AI or machine learning applied to physical design.
Similar jobs
- SA

Hardware Validation - Electrical EngineerRecently posted Auto Apply
Skild AI · San Mateo · Hybrid 🇺🇸
Embedded SystemsRoboticsAltium+2EngineeringSalary not listed - KS
Senior Solar Equipment EngineerRecently posted Auto Apply
K2 Space · Los Angeles · Hybrid 🇺🇸
MATLABRoboticsAssembly+5EngineeringSalary not listed - KS
Solar Equipment EngineerRecently posted Auto Apply
K2 Space · Los Angeles · Hybrid 🇺🇸
MATLABRoboticsAssembly+5EngineeringSalary not listed - GM

Electrical Engineer, Rack Power DistributionRecently posted Auto Apply
General Matter · Los Angeles · Hybrid 🇺🇸
AutoCADComplianceElectrical Design+1EngineeringSalary not listed - AM

Senior Power Electronics Controls EngineerRecently posted Auto Apply
Astro Mechanica · San Francisco · Hybrid 🇺🇸
AstroEngineeringSalary not listed - 9M

Sr. Electrical Harness EngineerRecently posted Auto Apply
9 Mothers · Austin · On-site 🇺🇸
SourcingDroneFiber+6EngineeringSalary not listed - AS

Senior RF/Communication Systems EngineerRecently posted Auto Apply
Astranis · San Francisco · Hybrid 🇺🇸
GitFPGABudgeting+4TechnologySalary not listed - AN

Senior Field Engineer, Data Center Design and EngineeringRecently posted Auto Apply
Anthropic · Remote-Friendly · Remote 🇺🇸
ConcreteConstruction ManagementGPT+4TechnologySalary not listed - CR

Senior Power Electronics EngineerRecently posted Auto Apply
Criticalloop · Long Beach (On-site) · On-site 🇺🇸
FPGAComplianceAltium+5EngineeringSalary not listed - VP

Senior Photonics Design Engineer - Semiconductor Optical Amplifier (SOA) / Active Devices)Recently posted Auto Apply
Voyant Photonics · New York Office (HQ) · On-site 🇺🇸
MATLABANSYSRobotics+2EngineeringSalary not listed - QD
FPGA Design EngineerRecently posted Auto Apply
Quest Defense Systems & Solutions, Inc. · Phoenix · Hybrid 🇺🇸
MATLABFPGAPhoenix+3EngineeringSalary not listed - ST

Senior Staff Electrical Engineer (On-site)Recently posted Auto Apply
Standardbots · Boston · On-site 🇺🇸
ComplianceAltiumMechanical Design+1EngineeringSalary not listed