Back to Jobs
Recently postedEngineering

DV Engineer - San Jose, CA / Austin, TX

Digital Technology SolutionsSan Jose, CA🇺🇸United States

Quick overview

SeniorityMid Senior
Work modeHybrid
LocationSan Jose, CA, United States
Verilog

Job description

DTS is looking for DV Engineer for our direct client position in San Jose, CA / Austin, TX

Role description:

Responsibilities:

  • Develop and implement comprehensive functional verification environments, including monitors, checkers, scoreboards, and assertions
  • Utilize expertise in AMBA bus protocols, ARM CPU, and optionally PCI Express and/or Ethernet bus protocols to ensure robust verification processes
  • Collaborate with cross-functional teams to integrate and troubleshoot verification components within the overall system
  • Employ scripting languages (PERL/Python/Shell/Makefile) for automation and efficiency in verification processes
  • Contribute to the overall success of the team by actively participating in debugging sessions, providing valuable insights, and maintaining effective communication within the team.

Requirements/Skills:

  • Strong System Verilog/UVM knowledge with practical experience on live projects
  • Expertise in AMBA bus protocols, ARM CPU, and experience in PCI Express and/or Ethernet bus protocols (desirable)
  • Proficiency in Unix, Configuration Management, Bug tracking, and verification dashboarding tools
  • Experience in developing functional verification environments, including components like monitors, checkers, scoreboards, and assertions, along with knowledge of verification methodologies using random stimulus and functional coverage.

DTS offers an excellent compensation package.

Contact:

Serein Tyagi

Digital Technology Solutions

Similar jobs