Quick overview
Job description
We are seeking an experienced EDA/CAD lead engineer to join our growing team. In this role, you will be part of the experience design and layout team to develop cutting-edge mixed-signal ICs. You will be involved in the technical aspects of the ASIC design and development, from concept through to production. This is a hands-on technical position that requires in-depth technical expertise, and the ability to work in a team of highly experienced engineers to accomplish the goals.
Key Responsibilities:
- Floor planning, IP integration
- Pad Ring creation
- Work with analog/mixed-signal designers for high-performance layout integration
- Work with digital designers for DFT/ATPG/Scan logic integration
- Perform LVS/DRC checks and fix issues
- Integration of Digital/RF/mmWave blocks into IC Top Level
- Collaborate with cross-functional teams to ensure timely project execution and design tape-outs
- Stay updated with the latest trends and technologies in wideband high speed IC design and apply them to improve project outcomes
- Occasional travel to the Bay Area (<20%) for remote position
Qualifications:
- 5+ years of hands-on experience in CMOS (bulk and advanced FinFET) IC implementation in multiple process technologies
- Strong experience with Cadence (and various EDA) tools is required (Virtuoso, Calibre, Voltus)
- Experience in multiple dedicated tapeout support is required
- Scripting language experience in Tcl, Python, Perl, Makefile, and shell scripts are required
Education:
- Formal Cadence digital layout training or certification is required
- Bachelor’s degree in electrical engineering, computer science or a related field is preferred
Preferred Skills:
- Experience with CMOS, and/or SiGe Process Development Kits
- Experience working on a multidisciplinary team with RF/Mixed Signal, Hardware, Firmware, and Software engineers
- Strong communication and teamwork skills
- Experience working in fast-paced environments with a strong track record of delivering high-quality designs on time.
Benefits:
- Competitive salary
- Stock options plan
- Paid time off
- Health benefits
Similar jobs
- AH

Engineering Manager, Backend TeamRecently posted Auto Apply
Axle Health · Santa Monica HQ · On-site 🇺🇸
DjangoDockerGit+16TechnologySalary not listed - BI

Director, Technology DevelopmentRecently posted Auto Apply
Biosphere · Oakland · Hybrid 🇺🇸
ConcreteSalary not listed - DI

Application Engineering DirectorRecently posted Auto Apply
Diamondfoundry · Bay Area · On-site 🇺🇸
5GGreenhouseEngineering$180k - $270k/yr - TT
Engineering LeadRecently posted Auto Apply
True Talent Solutions Partners · San Francisco · On-site 🇺🇸
PythonReactPostgreSQL+1EngineeringSalary not listed - CA
Head of Information TechnologyRecently posted Auto Apply
Castelion Corporation · Torrance · Hybrid 🇺🇸
RecruitingCapacity PlanningContinuous Improvement+3TechnologySalary not listed - ZU

Manager, SW EngineeringRecently posted Auto Apply
Zuora · Foster City · Hybrid 🇺🇸
AWSComplianceLLM+2EngineeringSalary not listed - TN

Engineering Manager, Analytics Data ProductsRecently posted Auto Apply
The New York Times · New York · Hybrid 🇺🇸
OnboardingSQLADP+4EngineeringSalary not listed - VE

Solutions Engineering Manager, Select & TerritoryRecently posted Auto Apply
Verkada · San Mateo · Hybrid 🇺🇸
Mental HealthNetwork AdministrationEngineeringSalary not listed - RI

Manager, Software EngineeringRecently posted Auto Apply
Ripple · Chicago · Hybrid 🇺🇸
SQLC#Treasury+3TechnologySalary not listed - SA
Team Lead, ARC Software Engineering TeamRecently posted Auto Apply
Scale AI · Washington · Hybrid 🇺🇸
DockerGCPAWS+3Technology$245.6k - $307k/yr - SA
Frontier Agent Engineering Manager, EnterpriseRecently posted Auto Apply
Scale AI · New York · Hybrid 🇺🇸
DockerGCPAWS+19Salary not listed - PI

Engineering Manager II, Runtime ServicesRecently posted Auto Apply
Pinterest · San Francisco · Remote 🇺🇸
OnboardingContinuous ImprovementScheduling+2EngineeringSalary not listed
