Quick Overview
Seniority
Mid Senior
Work mode
Hybrid
Location
Santa Clara, CA, United States
Posted
18 hours ago
Job Description
- 5+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs
- Strong understanding of DFT fundamentals including controllability, observability, and scan-based testing
- Proven expertise in ATPG pattern generation, analysis, and debug
- Experience with MBIST, including memory test architectures and diagnostics
- Knowledge of IO Test methodologies for interface and pin level validation
- Solid understanding of clock DFT and clock verification concepts
- Strong grasp of digital design and RTL fundamentals
- Experience with industry standard DFT/ATPG EDA tools
- Ability to work effectively in fast paced, high performance semiconductor programs
- Strong analytical, problem solving, and communication skills
Similar jobs
- CO
Electronic Systems Engineer
NewCognowiz
Seymour, IN🇺🇸Hybrid18 hours agoMicrosoft WordTechnology - AV
Sr. Electrical Engineer Data Center
NewAvacend, Inc.
Overland Park, KS🇺🇸Hybrid18 hours agoPhoenixTechnology - TE
Staff Engineer, Physical Design
NewTenstorrent
Austin, Texas🇺🇸$100k - $500k/yrHybrid1 hour agoPerlPythonRISC-VTechnology - TE
Staff Engineer, Physical Design
NewTenstorrent
Santa Clara, California🇺🇸$100k - $500k/yrHybrid1 hour agoPerlPythonRISC-VTechnology - TE
Staff Engineer, Physical Design
NewTenstorrent
Fort Collins, Colorado🇺🇸$100k - $500k/yrHybrid1 hour agoPerlPythonRISC-VTechnology - SS
Hardware Test Engineer
NewSIGNin Solutions Inc.
Santa Clara, CA🇺🇸On-site18 hours agoPythonShellTechnology
