Quick overview
Job description
Role: Hardware Design Engineer
Location: Chicago, IL (USA)
Experience: 5-7 years
Role Overview
We are looking for a Hardware Design Engineer to take digital and embedded designs from concept and schematic through board bring-up and validation. You will work closely with PCB layout, firmware, and system engineering teams to deliver reliable, production-ready hardware.
Key Responsibilities
- Design digital and embedded hardware from concept and schematic capture through bring-up testing.
- Execute design validation, board bring-up, functional testing, and performance verification.
- Perform root cause analysis (RCA) and debug hardware issues across development, validation, and production phases.
- Design and debug PCIe Gen1 interfaces, including reference clock distribution, AC coupling, lane routing constraints, link training issues, and eye/compliance debug.
- Develop low-voltage DC power designs, including power trees, sequencing, and power-integrity checks.
- Collaborate with PCB layout, firmware, and system engineering teams through design reviews, DFM/DFT feedback, and component selection with lifecycle/obsolescence checks.
- Document test results and design decisions.
Required Skills & Experience
- Digital and embedded hardware design: 5-7 years of hands-on experience from concept and schematic through bring-up.
- PCIe (Gen1): Reference clock distribution, AC coupling, lane routing constraints, link training, and eye/compliance debug.
- Low-voltage DC power design: Buck converters and LDOs, power tree and sequencing, power-integrity checks, and low-power techniques (power budgeting, sleep modes, leakage reduction).
- Signal integrity: Impedance-controlled stackups, termination, crosstalk, return-path management, and pre-/post-layout SI review.
- Precision analog and low-noise mixed-signal design: ADC/DAC and sensor front ends, references and op-amps, analog/digital grounding and partitioning, and noise budgeting.
- EDA tools: Cadence Allegro Design Entry HDL (Concept HDL), including library/symbol management and clean BOM and netlist handoff to layout.
- Peripheral and serial interfaces: SPI, I²C, UART, USB, and GPIO, including level shifting, pull-up sizing, bus timing, and protocol-level debugging.
- Lab and validation: Oscilloscopes, logic analyzers, and protocol analyzers for board bring-up, debugging, and design validation.
Soft Skills
- Strong cross-functional collaboration with layout, firmware, and system teams.
- Clear documentation and reporting of test results.
Similar jobs
- AB

Associate Director / Director - Biologics Drug Product DevelopmentRecently posted Auto Apply
AbbVie · North Chicago, IL · On-site 🇺🇸
Continuous ImprovementDue DiligenceRisk Management+2$160.5k - $305k/yr - ES
Product EngineerRecently posted Auto Apply
Elevate Semiconductor · San Diego, California · On-site 🇺🇸
MATLABMicrosoft ExcelAltium+3Salary not listed - GA
Research Engineer - Formal MethodsRecently posted Auto Apply
Galois, Inc. · Boston, Massachusetts · Hybrid 🇺🇸
AWSHaskellMental Health+4EngineeringSalary not listed - RT

Sr. Flight Test Engineer - Edwards AFB with Security ClearanceRecently posted
RTX · Edwards AFB, CA · Hybrid 🇺🇸
Technology$95.5k - $181.7k/yr - OT

Director, Formulation Development, Tech Ops (Biologics)Recently posted Auto Apply
Oruka Therapeutics · Remote; Waltham · Remote 🇺🇸
Clinical TrialsSalary not listed - LE

Hardware Test Engineering InternRecently posted Auto Apply
Lunar Energy · Mountain View · Hybrid 🇺🇸
SpringCADIoT+2TechnologySalary not listed - LE

Reliability Test EngineerRecently posted Auto Apply
Lunar Energy · Mountain View · Hybrid 🇺🇸
RoboticsCADMechanical Design+3TechnologySalary not listed - HA
R&D Applications Engineer, Sheet MetalRecently posted Auto Apply
Hadrian Automation · Los Angeles · On-site 🇺🇸
RecruitingRoboticsTechnical SupportManufacturingSalary not listed - AE

Flight Test EngineerRecently posted Auto Apply
AEVEX · Poway · Hybrid 🇺🇸
Applicant Tracking SystemsMicrosoft OfficeGreenhouse+2TechnologySalary not listed - CL

Senior Optical Engineer, R&DRecently posted Auto Apply
Clera · San Francisco · On-site 🇺🇸
Tolerance AnalysisEngineeringSalary not listed - CL

Computer Vision & Robotics InternRecently posted Auto Apply
Clera · San Francisco · On-site 🇺🇸
OpenCVRoboticsCUDA+4TechnologySalary not listed - ST
Nanophotonics Fabrication EngineerRecently posted Auto Apply
Sygaldry Technologies · Ann Arbor · On-site 🇺🇸
PythonData AnalysisEngineeringSalary not listed