Quick Overview
Seniority
Leader
Employment type
Full Time
Work mode
Hybrid
Location
Pavia, Lombardy, Italy
Posted
5 days ago
Job Description
Your tasks
- Verification leader responsible for defining verification strategies for broadband optical communication ICs, including high-frequency mixed-signal interfaces and high-speed digital datapaths
- Define verification methodologies and plans
- Lead block and chip-level verification
- Drive coverage closure and quality metrics
- Coordinate cross-functional debug activities
- Mentor verification engineers
Who we are looking for
- MSc or PhD in Electrical Engineering
- 10+ years verification experience
- SystemVerilog and UVM
- Broadband optical communication IC verification, including mixed-signal interfaces, high-speed datapaths and system-level use cases
- Coverage-driven verification
- Automated regression environments
- Advanced CMOS node experience, including FinFET and/or FD-SOI, is required
Similar jobs
- AI
Senior Principal HF Analog Design Engineer (d/m/f)
ams Italy S.r.l.
Pavia, Lombardy🇮🇹Hybrid5 days agoEngineering - AI
Principal HS Digital Design Engineer (d/m/f)
ams Italy S.r.l.
Pavia, Lombardy🇮🇹Hybrid5 days agoVerilogEngineering - AI
Principal HS Digital Place & Route Engineer (d/m/f)
ams Italy S.r.l.
Pavia, Lombardy🇮🇹Hybrid5 days agoEngineering - AI
Principal RF/HF Analog Layout Engineer (d/m/f)
ams Italy S.r.l.
Pavia, Lombardy🇮🇹Hybrid5 days agoEngineering - AI
Senior Staff Lab Validation Engineer (d/m/f)
ams Italy S.r.l.
Pavia, Lombardy🇮🇹Hybrid5 days agoEngineering - AI
Maintenance Engineer
Amazon Italia Logistica S.R.L.
Rovigo, Veneto🇮🇹€47.1k/yrHybrid1 week agoEngineering