FPGA Verification Engineer (SystemVerilog)
Quick Overview
Job Description
Title: FPGA Verification Engineer
Location: Remote (One onsite visit to NY in the first few weeks, at client s expense for a week)
Duration: 6-12 months+
Work Schedule: 9/80 or 5/8
Background or Drug Screen required: yes
Project Details:
Job Description: FPGA Verification Engineer
Candidate will function in an FPGA verification role. Candidate will work in a cooperative team environment to verify and test embedded FPGA firmware for radio communication systems. Candidate will be required to analyze requirements, create test specifications/plans, create test benches in System Verilog, and verify designs meet requirements. Candidate will work with cross functional teams to verify FPGA designs for multiple communication product developments.
Essential Functions:
- Perform FPGA design verification and validation of embedded electronic communication systems using SystemVerilog and UVM verification techniques
- Develop Agents, Test sequences, Covergroups, Predictors, Scoreboards.
- Develop randomized and directed tests to achieve closure on functional coverage and provide feedback to team to reach functional coverage goals
- Develop high-level and detailed verification test plans and test benches consistent with system requirements and specifications
- Work with cross functional teams as needed to define and verify product and design requirements.
- Prepare design and implementation reviews. Present technical briefings and status to internal and external customers.
- Ability to work efficiently with remotely located teams and co-workers under minimal direction
Qualifications:
- BS degree in Electrical, Computer, or Software Engineering discipline or another STEM Bachelor's Degree with a minimum of X years of relevant experience developing and verifying FPGA/ASIC based embedded system solutions.
- Proficiency in Object Oriented Programming(C++, JAVA)
- Proven proficiency in FPGA/ASIC verification using SystemVerilog
- Working knowledge of UVM/OVM methodology
- Experience with Mentor Questa Advanced Functional Verification tools to report functional coverage
- Solid technical writing skills and ability to communicate complex technical concepts/solutions
- Highly motivated, self-starter, who works well in team environments
Preferred Additional Skills:
- Proficient in VHDL/Verilog coding for synthesis and hands-on UVM experience
- Demonstrated ability to analyze and debug FPGA firmware and related hardware issues
- Working knowledge of Communication Signal Processing and associated MODEM designs
Skills
Similar jobs
Signature Modeling Engineer
Leidos · Beavercreek, United States
10 minutes ago$57.9k - $104.6k/yrSenior Signatures Modeling Engineer
Leidos · Beavercreek, United States
10 minutes ago$131.3k - $237.3k/yrCSV Engineer
ALLIANCE BIOTECH SOLUTIONS LLC · Raleigh, United States
10 minutes agoSr. Robotics and Controls Engineer
Johnson and Johnson · Santa Clara, United States
13 minutes ago$125k - $201.3k/yrSystems Engineering Manager (Systems Engineering Management)
Boeing · Tukwila, United States
13 minutes ago$158.1k - $246.1k/yrChief Engineer
Chenega MIOS · Washington, United States
32 minutes ago$166.5k/yr