Senior PCIe Characterization Engineer

Job Title: Senior PCIe Characterization Engineer

Job Location: Palo Alto, CA

Job Type: Contract

Pay Range: $55.00hr - $60.00hr

Job Overview:

Our client is seeking a PCIE Characterization Engineer with 5+ years of experience in post-silicon electrical characterization, HSIO validation, or memory electrical validation of SoC PHYs. The candidate will take hands-on ownership of PCIe or Ethernet validation, utilize high-speed lab equipment to resolve silicon issues, and apply scripting for lab automation.

Responsibilities:

• Perform post-silicon electrical characterization, HSIO validation, or memory electrical validation of SoC PHYs.
• Take hands-on ownership of PCIe or Ethernet validation, with additional experience in UFS or LPDDR5.
• Demonstrate lab fluency using high-speed oscilloscopes, BERT, VNA/TDR, and protocol and logic analyzers.
• Personally collect eye diagrams, jitter, BER, and S-parameter data to analyze and resolve silicon issues.
• Apply working knowledge of signal integrity, SerDes, silicon PVT sensitivity, and JEDEC, PCI-SIG, or MIPI-UFS electrical specifications.
• Read schematics and layouts, debug at the probe point, and isolate PHY issues from package, board, or firmware issues.
• Utilize scripting for lab automation and data analysis, with Python preferred.

== ==

• Medical, Dental, and Vision Insurance
• 401(k) Retirement Plan
• Health Savings Account (HSA)
• Disability Insurance (Short-Term and Long-Term)
• Life and AD&D Insurance
• Paid Sick Leave (where required by applicable state or local law)
• Supplemental Insurance Plans
• Identity Theft Protection
• Pet Insurance
• Employee Wellness Programs
• Employee Assistance Program (EAP)
• Career Growth and Professional Development Opportunities