Why This Role Stands Out
This role offers a fantastic opportunity to drive innovation in high-performance analog circuits, taking ownership from concept to silicon validation within a reputable semiconductor company. You'll thrive here if you possess strong analog design fundamentals and a desire to collaborate with experienced engineers across the full IC development lifecycle. Apply to contribute to cutting-edge ATE products and advance your career.
Quick Overview
Job Description
As a Senior Analog Design Engineer, you will contribute to the design and optimization of analog circuits used in high performance ATE products. You will work closely with cross functional teams and take ownership of circuit blocks from concept through silicon validation.
In this role, you will apply strong analog design fundamentals to solve complex technical challenges, make design tradeoffs, and drive performance, reliability, and manufacturability. You will contribute throughout the full IC development lifecycle while collaborating with experienced engineers across design, layout, test, and product engineering.
Responsibilities
- Design and simulate high speed, precision CMOS circuits for ATE applications
- Perform layout, verification, and post layout simulation, including Monte Carlo, SOAC, and corner analysis
- Perform mixed signal simulations at both the channel and chip levels
- Develop and optimize circuit architectures for power, performance, and density
- Support IC characterization, test development, and qualification
- Collaborate with cross functional teams including digital design, layout, test, product, and applications engineering
- Bachelor’s degree in Electrical Engineering or related field
- 5+ years of professional experience in analog IC design
- Strong foundation in analog CMOS circuit design
- Experience designing and analyzing feedback loops, including stability analysis and compensation
- Solid understanding of the full IC development lifecycle, from design and verification through qualification and manufacturing
- Hands on experience with analog and mixed signal EDA tools such as Cadence, Mentor Graphics, or Tanner
- Experience performing LVS and DRC verification using Cadence or Mentor tools
The anticipated annual base salary range for this position is $125,000.00 to $145,000.00. Actual compensation will be determined based on factors such as experience, skills, qualifications, education, location, and business needs.
In addition to base salary, employees may be eligible for incentive compensation and a comprehensive benefits package. This salary range represents the Company's good-faith estimate of the compensation it reasonably expects to pay for this position at the time of posting.
Similar jobs
- RE
EMC Test Engineer
NewRecruitment.ai
San Jose, CA🇺🇸HybridYesterdayTechnology - HA
Electrical Engineering- Various Levels
Harris Corporation
Odenton, MD🇺🇸$92.5k - $171.5k/yrOn-site1 week agoFPGAVHDLVerilogEngineering - AE
Sr. Lead Substation Engineer - Transmission and Distribution
NewAECOM
Austin, TX🇺🇸$185k - $235k/yrRemote13 hours agoAutoCADSCADAEngineering - AN
Hardware Design Integrity Engineer
NewArista Networks
Santa Clara, CA🇺🇸On-site9 hours agoFPGAVerilogEngineering - CE
Electrical Engineering Intern
NewCoffman Engineers, Inc.
Atlanta, GA🇺🇸On-site13 hours agoAutoCADEngineering - FB
Controls Engineer
NewFortune Brands
New Bern, North Carolina🇺🇸On-site13 hours agoRoboticsPLC ProgrammingEngineering