← Back to Jobs
Engineering
Senior Emulation/Verification Engineer In Bay Area, CA || Hybrid Role
Innovise IT LLCMenlo Park, CA🇺🇸United StatesPosted 14 Aug 2026
Quick Overview
Work Type
Hybrid
Level
Mid Senior
Job Description
Role: Senior Emulation/Verification Engineer
Duration: Long Term
Location: Bay Area, CA || Hybrid Role
Job Description-:
We are seeking an experienced Senior Emulation/Verification Engineer with expertise in simulation acceleration, hardware emulation, and SystemVerilog/UVM-based verification environments. The ideal candidate will have strong experience with Cadence Palladium and/or Synopsys ZeBu, enabling efficient pre-silicon verification and accelerating complex SoC validation.
Similar jobs
Product Compliance & Sustainability Engineer
MillerKnoll · Atlanta, United States
1 hour agoOperating Engineer
JLL · Boulder, United States
1 hour agoSignal Processing Research and Development Engineer
Penn State · State College, United States
1 hour ago$92.1k - $174.7k/yrSr. Principal Pipeline Engineer (TS/SCI Clearance)
MKS2 · Aurora, United States
1 hour ago$200k - $225k/yrDevice Engineer II (RF/EMC)
Alarm.com · Tysons, United States
1 hour ago$88.3k - $122.5k/yrVulnerability Research Engineer
Penn State · State College, United States
1 hour ago$127.1k - $277.2k/yr