Quick Overview
Work Type
Hybrid
Level
Mid Senior
Job Description
Required Skills & Qualifications:
- 5+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs.
- Strong understanding of DFT fundamentals, including controllability, observability, and scan-based testing.
- Proven expertise in ATPG pattern generation, analysis, and debug.
- Experience with MBIST, including memory test architectures and diagnostics.
- Knowledge of IO test methodologies for interface- and pin-level validation.
- Solid understanding of clock DFT and clock verification concepts.
- Strong grasp of digital design and RTL fundamentals.
- Experience with industry-standard DFT/ATPG EDA tools.
- Ability to work effectively in fast-paced, high-performance semiconductor programs.
- Strong analytical, problem-solving, and communication skills.
Qualification
- Bachelor of Engineering (BE)
Similar jobs
Senior Technical Sales Engineer
Innovecture · United States
27 minutes agoAerospace Engineer - Mechanical
Dexian DISYS · New York, United States
2 hours ago€60/hrSenior Copilot Engineer
SAIC · Washington, United States
2 hours ago$80.0k - $120k/yrSCA Engineering Technician IV
SAIC · Crane, United States
3 hours agoSCA Engineering Technician IV
SAIC · Camp Lejeune, United States
3 hours agoDirector of Engineering
Ledgent Technology · Sunnyvale, United States
3 hours ago$185k - $225k/yr