Quick Overview
Job Description
Description: Plans, performs, and executes engineering research and design development for both new products and existing products. Performs design/HDL analysis, including high speed and low power designs. Participates in simulation, verification, and integration tasks. Takes algorithmic or functional specifications and coverts that to a design that can be implemented for use in a lab or field environment. Develop models, simulate and verify designs, fabricate prototypes, and test hardware solutions. Creates and maintains accurate and detailed design files. Candidate should possess experience in electrical engineering and a track record of demonstrating designs on hardware. Digital HDL design experience is required, including complex, high-speed HDL based implementations of algorithms targeting programmable logic devices (PLDs, FPGA, ASIC,etc), microprocessors, DSP and/or ARM processors. Hands-on experience with code design, simulation and testing is required.
Background/Need: The Group is seeking eager candidates to develop and verify FPGA to support prototyping, lab experimentation, and field experimentation of novel communications and sensing applications.
Other information relevant to the job requirement?
Required Skills:
- Bachelor s degree, master s degree, or PhD in Electrical Engineering, Computer Engineering, Computer Science, Mathematics, Physics, or related scientific/engineering field.
- Strong knowledge of hardware description languages including VHDL, Verilog, and/or System Verilog.
- Experience designing and testing programmable logic designs targeting System on Chip (SoC) FPGA architectures that required integration of the programmable logic with on-chip software processing.
- Experience with unit-level and FPGA chip level verification of RTL.
- Experience with laboratory benchtop testing of FPGA designs including the use of integrated logic analyzers (e.g. Chip Scope) and/or laboratory equipment such as stand-alone logic analyzers or digital oscilloscopes.
- Experience designing, testing, and debugging high-speed I/O interfaces and protocols utilizing an FPGA s built-in SERDES.
- Experiencing developing, designing, and programmable logic for signal processing applications.
- Strong verbal and written communications skills including collaborating with other on-site and/or remote technical team members, preparing and sharing technical results with others, and documenting work to aid other team members and activities.
Preferred Skills:
- Experience developing and testing with Xilinx-based RFSoC devices.
- Experience using Modelsim/Questa/CocoTB toolchain for RTL simulation.
- Familiarity with continuous integration (CI) pipelines for joint FPGA and embedded software development.
- Familiarity with Ethernet, Infiniband, and/or PCIe protocols, testing, tools, and debugging.
- Familiarity with RDMA and RoCE protocols.
- Experience programming in Python.
Others:
- Clearance: Interim clearance is sufficient for the start of this assignment; however ACTIVE SECRET is HIGHLY preferred.
- Work Location: Candidate should expect to be onsite 5 days/week due to the nature of the work. Candidates expected to be local at the start of the assignment.
- Interview Process: Initial phone/zoom screen and then a second-round interview with a wider audience; second round interview will be onsite. The group will consider a zoom 2nd round for relocation candidates, but local candidates should be prepared to be onsite.
Skills
Similar jobs
Telecommunications Engineer - III
Randstad Digital · Salt Lake City, United States
36 minutes ago$49 - $59/hrGNSS Navigation Algorithm Engineer - Onsite
VIVA USA INC · Torrance, United States
37 minutes agoTelecommunications Engineer (AL)
Apex Systems · Fort Rucker, United States
37 minutes ago$43 - $48/hrSystems Stress Engineer Level 3 or 4
Apex Systems · North Charleston, United States
37 minutes agoSr. Mechanical Engineer
Apex Systems · Providence, United States
37 minutes agoFPGA Verification Engineer (SystemVerilog)
Oxford Global Resources · United States
1 hour ago